O Details 🔯 Test 🚼 Image 🚼 HTML

	United States Patent [19]			
	Shannon			
ilicon	[54] SEMICONDUCTOR MEMORY DEVICES WITH AMORPHOUS SILICON ALLOY			
	[75] Inventor: John M. Shannon, Whyteleafe, United Kingdom			
	[73] Assignee: U.S. Philips Corporation, New York, N.Y.			
operation	[*] Notice: This patent issued on a continued pros-			
the two	ecution application filed under 37 CFR 1.53(d), and is subject to the twenty year			
ent to more	patent term provisions of 35 Ú.S.C. 154(s)(2).			
ng				
e defects	[21] Appl. No.: 08/574,800			
	[22] Filed: Dec. 19, 1995			
the	[33] Foreign Application Priority Data			
ent,	Dec. 22, 1994 [GB] United Kingdom			
device	[51] Int. CL*			
sible .	[52] U.S. Cl. 257/63; 257/90; 257/72; 257/53; 257/63; 257/70, 257/72; 257/96; 365/129			
olied	[58] Field of Search 257/49, 52-54, 257/63, 70, 72, 196, 530; 365/129			
ion of a	[55] References Cited			
vices in	U.S. PATENT DOCUMENTS			
through	3,511,063 10/1971 Neale			
in the essing wrent tic at which	4276.898 1021980 Owthinky at al. 427739 4488.262 1221984 Besire et al. 257739 4499.557 2/1985 Halmberg et al. 2577530 4599.705 7/1986 Halmberg et al. 2577530 4868.515 9/1989 Johnson et al. 257763 5210.766 5/1999 Winner et al. 257763 5210.766 5/1999 Lee et al. 2577630			
- 3	41			
#11.1	12 14			

[45]	Date of Patent:	*Oct. 26, 1999	
	[11]	Patent Number:	5,973,335

5,367,392 11/1994 Ja	257/2 nai
----------------------	--------------

FOREIGN PATENT DOCUMENTS

0588402 9/1994 Exropean Pat Off. 011C 17/14 9/200617 1/1990 WIPO . WIPO .

OTHER PUBLICATIONS

Metal-Semiconductor Transition in Electroformed Commism/Amorphous Silionov/anadium Thin-Film Struc-tures", by J. Haito et al, Philosophical Magazine B., 1994, vol. 69, No. 2, 237-251.


Primary Examiner—William Mintel
Attorney, Agent, or Firm—Steven R. Birco

[57] ABSTRACT

ASSTRACT

A seminaturior memory device includes first and second conductive contact layers (12, 15) and an hydrogenated, silicon-rich, amorphous silicon alloy layer (14), particularly an amorphous silicon intride or amorphous silicon activide alloy, extending between the contact layers. A defect hand is included in the amorphous silicon layer white) lowers the activation energy level for the transport of services through the structure by an amount that is selectable and determined by the defect band. The defect hand is created by a programming process, for exemple, using current stressing or particle bombardances. A memory metrix array device is provided by forming a row and column erray of such memory devices from common deposited layers on a common substrate with crossing sets of row and column conductors separated by a layer of the alloy material defining a memory device at each of their cross-over regions. A plantility of overlying arrays of memory devices may be stacked on the aupport to provide a 3-D memory structure in a simple manner.

15 Claims, 5 Drawing Sheets



100